VHDL-2008: Just the New StuffElsevier, 26 nov 2007 - 256 pagina's VHDL-2008: Just the New Stuff, as its title says, introduces the new features added to the latest revision of the IEEE standard for the VHDL hardware description language. Written by the Chair and Technical Editor of the IEEE working group, the book is an authoritative guide to how the new features work and how to use them to improve design productivity. It will be invaluable for early adopters of the new language version, for tool implementers, and for those just curious about where VHDL is headed. * First in the market describing the new features of VHDL 2008;* Just the new features, so existing users and implementers can focus on what's new; * Helps readers to learn the new features soon, rather than waiting for new editions of complete VHDL reference books. * Authoritative, written by experts in the area; * Tutorial style, making it more accessible than the VHDL Standard Language Reference Manual. |
Vanuit het boek
Resultaten 1-5 van 30
Pagina v
... Summary: Determining Array Index Ranges 117 Type Conversions 118 Alias Declarations and Subtype Attributes 119 Resolved Composite Subtypes 122 3.2 Resolved Elements 123 New and Changed Operations 4.1 4.2 4.3 4.4 4.5 4.6 Contents.
... Summary: Determining Array Index Ranges 117 Type Conversions 118 Alias Declarations and Subtype Attributes 119 Resolved Composite Subtypes 122 3.2 Resolved Elements 123 New and Changed Operations 4.1 4.2 4.3 4.4 4.5 4.6 Contents.
Pagina vii
... Alias 217 Others in Aggregates 217 Attribute Specifications in Package Bodies 219 Attribute Specification for Overloaded Subprograms 219 Integer Expressions in Range Bounds 220 Action on Assertion Violations 221 'Path_Name and 'Instance ...
... Alias 217 Others in Aggregates 217 Attribute Specifications in Package Bodies 219 Attribute Specification for Overloaded Subprograms 219 Integer Expressions in Range Bounds 220 Action on Assertion Violations 221 'Path_Name and 'Instance ...
Pagina 19
... alias declarations. Subprogram instantiations, introduced in VHDL-2008, are a further place in which we name a subprogram. If the uninstantiated subprogram is Overloaded, we can include a signature in an instantiation to indicate which ...
... alias declarations. Subprogram instantiations, introduced in VHDL-2008, are a further place in which we name a subprogram. If the uninstantiated subprogram is Overloaded, we can include a signature in an instantiation to indicate which ...
Pagina 53
Je hebt de weergavelimiet voor dit boek bereikt.
Je hebt de weergavelimiet voor dit boek bereikt.
Pagina 54
Je hebt de weergavelimiet voor dit boek bereikt.
Je hebt de weergavelimiet voor dit boek bereikt.
Inhoudsopgave
| 1 | |
Chapter 2 Other Major Features | 53 |
Chapter 3 Type System Changes | 103 |
Chapter 4 New and Changed Operations | 127 |
Chapter 5 New and Changed Statements | 143 |
Chapter 6 Modeling Enhancements | 159 |
Chapter 7 Improved IO | 169 |
Chapter 8 Standard Packages | 179 |
Chapter 9 Miscellaneous Changes | 207 |
Chapter 10 Whats Next | 229 |
Index | 237 |
Overige edities - Alles bekijken
Veelvoorkomende woorden en zinsdelen
Accellera address_type alias array type attribute begin bit vector boolean cipher component configuration constant context declaration conversion functions decryption denorm design unit digest digital envelope digital signature directive downto earlier versions element subtype element type encoded encryption envelope encryption tool end entity end package end record entity and architecture example expression external name fixed-point float floating-point formal generic type fully constrained hash function hexadecimal identifier IEEE index range inout instance instantiate integer IP provider numeric_bit numeric_std NumericarrayType object octal operand operations Overflow round overloaded package body package defines Param parameter pathname port map predefined protect protect protect protected type pure function radix point result session key sfixed shared variable signed specify sta_logic statement std logic vector std ulogic vector string subprogram testbench textio tion type conversion ufixed unconstrained uninstantiated package unsigned versions of VHDL VHPI write Xmap