VHDL-2008: Just the New Stuff
VHDL-2008: Just the New Stuff, as its title says, introduces the new features added to the latest revision of the IEEE standard for the VHDL hardware description language. Written by the Chair and Technical Editor of the IEEE working group, the book is an authoritative guide to how the new features work and how to use them to improve design productivity. It will be invaluable for early adopters of the new language version, for tool implementers, and for those just curious about where VHDL is headed.
* First in the market describing the new features of VHDL 2008;
* Just the new features, so existing users and implementers can focus on what's new;
* Helps readers to learn the new features soon, rather than waiting for new editions of complete VHDL reference books.
* Authoritative, written by experts in the area;
* Tutorial style, making it more accessible than the VHDL Standard Language Reference Manual.
Wat mensen zeggen - Een review schrijven
We hebben geen reviews gevonden op de gebruikelijke plaatsen.
Chapter 2 Other Major Features
Chapter 3 Type System Changes
Chapter 4 New and Changed Operations
Chapter 5 New and Changed Statements
Chapter 6 Modeling Enhancements
Chapter 7 Improved IO
Chapter 8 Standard Packages
Chapter 9 Miscellaneous Changes
Chapter 10 Whats Next
Overige edities - Alles bekijken
Accellera address_type alias array type attribute begin bit vector boolean cipher component configuration constant context declaration conversion functions decryption denorm design unit digest digital envelope digital signature directive downto earlier versions element subtype element type encoded encryption envelope encryption tool end entity end package end record entity and architecture example expression external name fixed-point float floating-point formal generic type fully constrained hash function hexadecimal identifier IEEE index range inout instance instantiate integer IP provider numeric_bit numeric_std NumericarrayType object octal operand operations Overflow round overloaded package body package defines Param parameter pathname port map predefined protect protect protect protected type pure function radix point result session key sfixed shared variable signed specify sta_logic statement std logic vector std ulogic vector string subprogram testbench textio tion type conversion ufixed unconstrained uninstantiated package unsigned versions of VHDL VHPI write Xmap